

<b>FORM PTO-1449</b>				<b>Atty. Docket No.</b> XA-9673A		<b>Appln. No.</b> 10/751,402	
<b>LIST OF DOCUMENTS CITED BY APPLICANT</b>				<b>Applicant</b> Hiroyuki MIZUNO et al.			
				<b>Filing Date</b> HEREWITH		<b>Group</b>	
<b>U.S. PATENT DOCUMENTS</b>							
Examiner Initial		Document Number	Date	Name	Class	Sub-class	Filing Date
LD	AA	4,973,864	11/90	Nogami	307	530	
LD	AB	5,854,562	12/98	Toyoshima et al.	327	55	
LD	AC	5,386,394	1/95	Kawahara et al.	365	208	
LD	AD	5,526,313	1/96	Etoh et al.	365	205	
LD	AE	5,457,657	10/95	Suh	365	205	
LD	AF	4,777,625	10/88	Sakui et al.	365	207	
LD	AG	5,274,598	12/93	Fujii et al.	365	205	
LD	AH	5,495,440	2/96	Asakura	365	149	
LD	AI	5,917,745	6/99	Fujii	365	63	
LD	AJ	5,978,255	11/99	Naritake	365	149	
LD	AK	5,995,403	11/99	Naritake	365	63	
<b>FOREIGN PATENT DOCUMENTS</b>							
Examiner Initial		Document Number	Date	Country	Class	Sub-class	Translation
LD	AL	5-109272	4/30/93	JAPAN			abstract
LD	AM	64-1195	1/5/89	JAPAN			abstract
	AN						
	AO						
	AP						
<b>OTHER (including author, title, date, pertinent pages, etc.)</b>							
LD	AQ	Lee, K-C., et al., "Low Voltage High Speed Circuit Designs for Giga-bit DRAMs", 1996 Symposium on VLSI Circuits Digest of Technical Papers, 1996, pp. 104-105.					
LD	AR	Itoh, Kiyoo, VLSI Memory Design, Baifukan, 1994, pp. 162-163.					
	AS						
<b>Examiner</b> SON DINH				<b>Date Considered</b> 1/7/05			
EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; draw line through citation if not in conformance and not considered. Include copy of this form with next communication to Applicant.							